Clear Interrupt Register
Offset=0x8, Byte 0.
|
D7 |
D6 |
D5 |
D4 |
D3 |
D2 |
D1 |
D0 |
|
X |
X |
X |
X |
X |
X |
X |
X |
|
NAME |
DIRECTION |
DEFAULT |
DESCRIPTION |
|
X |
- |
- |
Don't Care |
Writing to this register will clear any pending interrupts.
|
Copyright © 1997-2008 by Apex Embedded Systems. All rights reserved. Updated on Wednesday, April 02, 2008.
|
|
What do you think about this topic? Send feedback!
|